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ABSTRACT
Software Defined Radios (SDRs) have emerged as a viable approach for space communications over the last decade
by delivering low-cost hardware and flexible software solutions. The flexibility introduced by the SDR concept not
only allows the realization of multiple standards on one platform, but also promises to ease the implementation of
one communication standard on differing SDR platforms by waveform porting. This technology would facilitate
implementing reconfigurable nodes for parallel satellite reception in Mobile/Deployable Ground Segments. The
SDR architecture was implemented initially in C/C++ and tested over varied embedded platforms and at different
data rates from 1.2 to 19.2 kbps. Profiling using gprof demonstrated the need to move the up and down sampling
blocks demanding higher computation to Field Programmable Gate Array (FPGA) logic in order to benefit new
architecture optimization and thereby facilitating more than one signal at any given time. The paper includes the
implementation of the Digital Down Converter (DDC) block in VHDL and design tradeoffs that yields insight into
optimal solutions along with effective evaluation of the new candidate architecture.
[11, 12]. In this decade, the introduction of Field
Programmable Gate Array (FPGA)system-on-a-chip
(SoC) and, most recently, RF programmable transceiver
SoC can fulfill the early promise.

INTRODUCTION
The ongoing evolution in constellation/formation of
CubeSats along with steadily increasing number of
satellites deployed in Lower Earth Orbit (LEO),
demands a generic yet reconfigurable multimode
communication platforms [1, 2]. Furthermore, there is
an ongoing evolution of multiple small satellite
scenarios such as FLOCK-1 [3], QB50 [4],
Autonomous Assembly of a Reconfigurable Space
Telescope (AAReST [5]), Surrey Training Research
and Nano-Satellite Demonstrator (STRaND-2) [6] and
Edison Demonstration of Smallsat Network (EDSN)
[7].The objectives of these missions are very ambitious
and driven by new complexities which require multimode operation of wireless transceivers [8].

This work aims at three specific application areas.
Firstly, the ground station that can handle multiple
satellite signals at any given time, an example scenario
is shown in Figure 1. The increasing number of
satellites in Lower-Earth Orbit (LEO) occupying
Amateur Radio Spectrum together with variety of
modulation techniques, data rates and protocols [13]
used across the CubeSat community demands the
integration of a multitude communication standards
onto a single platform. This is compounded by the
problem of crowded spectrum [14] which is driving
research on more efficient use of the available spectrum
e.g., by de-confliction or Cognitive Radio (CR)
techniques. For all such applications, a universal
programmable hardware is desirable, which intensified

For over two decades, Software Defined Radio [9, 10]
technology has promised to revolutionize the
communication industry by delivering low-cost,
flexible software solutions for communication protocols
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the interest in Software Defined Radio (SDR) in recent
years [15]. Such an SDR must be robust in noisy and/or
contested spectrum and make maximum use of a priori
information to minimise initial acquisition and
detection bandwidths.

consumption and complexity in integrating previously
separated building blocks on a single die.
This paper focuses on the implementation of one such
SDR and the challenges faced during the
implementation. Initially, a baseline architecture uses a
reference signal and then revised to support parallel
reception. Also, a new SDR functionality flowchart is
presented with equations to detail time and
memorydesign requirements favoring the ground
station that supports the transition from single satellite
communications to multi-satellite communications.
SDR ARCHITECTURE – IMPLEMENTATION &
VALIDATION IN C/C++
The architecture consists of a Base-Band (BB) Systemon-Chip (SoC) paired with Radio Frequency (RF) SoC.
The BB SoC contains Field Programmable Gate Array
(FPGA) fabric and ARM dual-core Cortex A9
processor. For initial development, the Avnet Zedboard
containing the Xilinx Zynq 7020 FPGA SoC [18] is
chosen, which provides a low-cost and well supported
back-end for the signal processing functionalities. On
the RF programmable transceiver SoC, initial
evaluation took place using the Lime Micro Myriad RF
containing the LMS6002D RF SoC [19]. More recent
development has taken place using the Analog Devices
AD-FMCOMMS3-EBZ containing the newer AD9361
RF SoC [20]. It is hoped that future developments will
incorporate the latest and most capable Lime Micro
SoC, the LMS7002M [21]. The two boards
communicate using conventional parallel I/O for high
speed sampled data (up to ~123 complex MSPS) and
Serial Peripheral Interface (SPI) for configuration,
control and monitoring.

Figure 1: Radar View of the Antenna Showing
Different Satellites in Visibility
Second, the concept of deploying mobile ground station
network for the purposes of increased access time. A
ground station based on SDR hardware is suitable for
worldwide distributed systems, as ESA’s Global
Educational Network for Satellite Operations (GENSO)
system [16] and Satellite Networked Open Ground
Station (SatNOGS) [17], where updates containing the
software for communicating with new waveforms could
be shared among different distant stations without the
need for hardware upgrades.

Transmitter Implementation
As a first step towards validating the architecture, a
simple coder modulator/demodulator decoder reference
model for a well-known CubeSat beacon telemetry was
implemented. The FUNcube-1 (AO-73) CubeSat [22]
provides a good starting point for our work because its
telemetry beacon is well documented and addressed by
number of Open Source Software (OSS) demodulator
decoder implementations written in C/C++.

Finally, a candidate embedded design is presented as a
possible enabler of the future SDR for distributed
satellite communication systems. The growth of SDR
offers small satellites the opportunity to improve the
way space missions develop and operate transceivers
for communication network in space. The ability to
change the operating characteristics of a radio through
software once deployed to space offers the flexibility to
adapt to new science opportunities, recover from
anomalies within the science payload or communication
system, and potentially reduce development cost and
risk by adapting generic space platforms to meet
specific mission requirements. However, the flexibility
and adaptability comes with an expense of power
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The particular scheme, from AO-40 heritage [23],
common among several CubeSats [22], is based on
BPSK modulation and a robust concatenated code
comprising Viterbi (Rate 1/2) and two Reed Solomon
(160,128) blocks. Much work here derives from Phil
Karn’s well-known AO-40 design and implementation
[KA9Q] [23]. The Analog Devices AD-FMCOMMS3EBZ has noOS and Linux Operating System (OS) based
device drivers accompanied by application examples.
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For this work, we start with the Zynq ARM Linux OS
based approach as the application integration and test
related OSS can be simplified. To this end, Analog
Devices provides a capable AD9361 Linux device
driver dependent on Linux industrial I/O (IIO)
framework [26]. Linux IIO allows user space waveform
applications to configure/query/sample-stream to and
from the AD9361 using familiar UNIX calls
(open/close/read/write/ioctl) and perhaps, and more
preferred, by a user space library called libiio [27]. The
Linux libiio provides a modern high performance
abstraction to all IIO devices including the AD9361.
Using IIO, it has been possible to create a soft real time
reference encoder called iio-fcenc.

targeted for Linux, is designed to work offline using
sample files captured from the FUNcube Pro Dongle
[28]. Using IIO, along with fcdec it has been possible to
create a soft real time reference decoder called “iiofcdec”. This was tested for interoperability against
FUNcube-1 reference waveforms up-sampled, stored
and played back on a Rohde & Schwarz SMBV100
VSG oscilloscope [30].

Successful interoperability testing of iio-fcenc took
place for different symbol rates such as 1k2, 2k4, 4k8,
9k6 and 19k2. Figure 2 show the signals being received
on a FUNcube Pro+ dongle and spectrum analysis
performed using SDR# [28]. The AD-FMCOMMS3
provides the flexibility to transmit at any desired
frequency within the range of 70 MHz to 6.0 GHz. This
has an advantage over traditional transmitters which
involved unique hardware for each frequency band and
thereby demonstrating the SDR attributes mentioned
earlier. In addition to maximum and minimum tuning
frequencies, the limits imposed by the RF SoC include
front-end bandwidth, tuning resolution, sampling rate
and resolution. The freedom to adjust centre
frequencies and sample rates under software control
helps compensating thermal drift, clock timing and
Doppler Effects.

Figure 3: Decoded Signal
The transmitted signals were looped back to the
receiver port to transmit and receive the signals
simultaneously. Figure 3 shows the decoded packets
from the loopback test. Different symbol rates (1k2,
2k4, 4k8, 9k6 and 19k2) were achieved by changing the
interpolation ratio and decimation ratio in iio_fcenc and
iio_fcdec respectively.
Implementation and validation of the signals received
from real-time satellite and the transmitter built inhouse along with the results are discussed in [31]. It
was evident that the desktop application can be
implemented on an embedded system which would not
only aid in upgrading the traditional ground stations but
can also be implemented on a small satellite.
Profiling
Profiling can visualize the execution weight of each
block in the compiled C/C++ program.GNU gprof [32]
was used to identify critical regions, determine which
blocks need to be optimized, vectorized and/or moved
to FPGA firmware (HDL) in order to optimise the
implementation to accommodate more than one signal
path on the BB SoC.

Figure 2: Signal Received on SDR Sharp at
Different Data Rates 1k2, 2k4, 4k8, 9k6 and 19k2
(from left to right)

The above implementation was run different platforms:
x86 PC and Odroid-XU Lite (Octa - ARM Cortex A15
Quad Core and ARM Cortex A7 Quad Core) and
stream samples from Zedboard (which is running iiod
by default) over Ethernet network to compare the
performance of the blocks on different processors.

Receiver Implementation
The chosen OSS starting point to form a “reference
implementation” is Alex Csete’sFUNcube Decoder
(fcdec) available on github [29]. This C/C++ code base,
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While real time profiling, the packet/frame decoding,
success rates are recorded to later aid results
reconciliation. In this approach, the data rate was
increased to (and beyond) the point that CPU starvation
sets in.

handle multiple signals at any given time. Based on
time/memory/functional requirements the signals will
be routed within the SoC as discussed later in this
paper. As a first step towards validating the revised
architecture, a simple DDC block was implemented
based on a CIC filter. The reference design includes the
core from Analog Devices which fetches the samples
from RF core and provides them to Zynq PS for further
processing. The DDC block was implemented in
between RF core (AXI_AD9361) and DMA (just
before entering the Zynq PS) as seen in Figure 6 in
order to prevent the saving of the undesired spectrum.
Other blocks such as modulation/demodulation,
frequency/phase correction and packet handling which
are computationally less intensive were retained on
ARM Cortex A9 processors.

It was evident that the up-sampling and down-sampling
were the most computationally intensive blocks in the
transceiver. Detailed explanation of transceiver
profiling using gprof visualizing the relative and
absolute performances, success rates due to CPU
starvation along with functional diverse behavior such
as linear/quadratic and cubic on dissimilar platforms
can be found in [33].
SDR ARCHITECTURE – IMPLEMENTATION &
VALIDATION IN VHDL

The C/C++ implementation discussed earlier was
carried out on the reference Linux OS based design
provided by Analog Devices. However, it was required
to understand the reference design and the process of
creating a new image with DDC block integrated to the
FPGA fabric. This was not a straight forward task as
there are several releases of the reference design, Linux
OS, Bootloader and the documentation on adding a new
block and creating a new image is very thin.

Based on the profiling results obtained, the architecture
was revised in order to efficiently utilize the FPGA
firmware and take advantage of its flexibility and
speed. The FPGA firmware was re-configured to
include Digital Down Converter (DDC) and Digital Up
Converter (DUC) blocks as seen in Figure 4 to perform
higher computational tasks. Having multiple
DDC/DUCs would facilitate parallelization required to

Figure 4: Future Pipeline Architecture
Maheshwarappa
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Implementation Steps & Challenges
1.
The following implementation can be used to create
different files that go on to the SD Card as seen in
Figure 5.

File generated: System.bit; Tool Used: Vivado
2014.2.
The reference HDL was downloaded from
Analog Devices’ repository [34] which has
only the sources, bit/elf files were generated
by running the .tcl scripts. The libraries
required for AD-FMCOMMS2-3 board and
the project were built as per [35]. DDC blocks
(I and Q) based on CIC filters were integrated
with the reference design. This design was
validated, synthesized and implemented to
generate system.bit file.

2.
Figure 5: Files on a SD Card for ZedboardBootup

File generated: First Stage Boot Loader
(FSBL.elf); Tool Used: SDK 2014.2.
Once the system.bit was generated, the HDL

My_DDC_I
My_DDC_Q
util_adc_pack

AXI_AD9361

Figure 6: Overall Block Diagram
Maheshwarappa
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design was exported to SDK to create a new
application project using Zynq FSBL.
3.

4.

Where N = number of CIC stages; R = rate change; M
= differential delay in the comb stages of the filter. And
the nulls in the magnitude response are at integer
multiples of f = 1 / (RM).

The u-boot.elf(bootloader) was provided by
Analog Devices[36]. Alternatively, this can be
independently built for the Zedboard.

The parameters provide the passband characteristics
over the frequency range from zero to a predetermined
cutoff frequency fc. This pass band frequency range is
typically the bandwidth of interest occupied by the
signal undergoing filtering. Different configurations of
clock frequency and number of stages had different
responses as listed in Table 2. The larger the number of
cascaded stages, the more attenuated the magnitude
response of side lobes become. The reference plot with
software DDC implemented on ARM processor is
shown in Figure 7.

File generated: BOOT.BIN; Tool Used:
Bootgen in SDK 2014.2.
Above files were added to the partition list in
Create Zynq Boot Image dialog to generate
BOOT.BIN file.

5.

File generated: uImage and Devicetree Tool
Used: Linux Terminal.
This files were generated by cloning the right
version/branch repository as mentioned in
Table 1 and built on a Linux PCas per [25].

Table 1:

6.

Case 1: Clock frequency: 300 MHz; No. of stages: 3
Here the side lobes were dominating and as a result
the decoder failed to identify the valid signal.

Page Margins for Letter and A4
Submissions

Repository

Version

Branch

Linux

linux

2014_R2

HDL

2014.2

hdl_2014_R2

Case 2: Clock frequency: 250 MHz; No. of stages:5
Though the side lobes were suppressed when
compared to Case 1, they still existed and the decoding
was not successful.
Case 3: Clock frequency: 250 MHz; No. of stages: 6
In this case the side lobes were completely
suppressed and the signal was decoded successfully.
The response matches the frequency response of the
original design.

uEnv.txt contains the base address of all the
above files and it was provided by Analog
Devices.

Debugging

Increasing N also droops the pass band as seen in the
Table 2, thus narrowing the filter bandwidth.

Though the HDL design including the DDC block
compiled without any issues, the decoder was not
successful in decoding the signal received. In order to
investigate this issue further, the transmitter was looped
back to the receiver. In the software, a buffer was
created to capture the samples after decimation and just
before entering the decoder.
DDC block is based on Cascaded Integrator Comb
(CIC) filter. CIC filter was chosen over FIR (Finite
Impulse Response) as CIC filters are hardware-efficient
for multirate implementations [24] with structures that
use only adders, subtractors and delay elements. CIC
filter has a low-pass response that results from filtering
an input signal with a cascade of N unit-amplitude,
rectangular windows of length R*M. The magnitude
response of CIC filter is given by:
𝐻(𝑓) = [

Maheshwarappa

sin(𝜋𝑅𝑀𝑓) 𝑁
]
sin(𝜋𝑓)

Figure 7: FFT Plot - Original Design
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Table 2: CIC Block Configurations

CIC Filter Response

Samples Received
Case 1: Clock Frequency: 300 MHz; No. of Stages: 3

Case 2: Clock Frequency: 250 MHz; No. of Stages: 5

Case 3: Clock Frequency: 250 MHz; No. of Stages: 6

Maheshwarappa
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Table 3:Overhead Analysis of DDC Implementation
Original Design (Software DDC)
Power:




Total On-Chip Power: 2.2 W
Dynamic Power
: 2.03 W
Device Static
: 0.17 W

Post Implementation:

Flip Flop
: 19%

LUT
: 24%

Memory LUT : 4%

I/O
: 61%

BRAM
: 6%

DSP48
: 31%

BUFG
: 28%

MMCM
: 50%

With DDC Block on FPGA
Power:




Total On-Chip Power: 2.231 W
Dynamic Power
: 2.06 W
Device Static
: 0.171 W

Post Implementation:

Flip Flop
: 19%

LUT
: 24%

Memory LUT : 5%

I/O
: 61%

BRAM
: 6%

DSP48
: 33%

BUFG
: 28%

MMCM
: 50%

Implementation on FPGA Fabric

Total On-Chip Power: 1.4%
Dynamic Power
: 1.47%
Device Static
: 0.58%

Post Implementation:

Flip Flop
:0

LUT
:0

Memory LUT : 1

I/O
:0

BRAM
:0

DSP48
:2

BUFG
:0

MMCM
:0

Implementation on FPGA Fabric

Discussion

REQUIREMENTS OF SDR FOR
SATELLITE COMMUNICATIONS

Table 3 shows the implementation results of DDC on
the FPGA firmware. Adding a DDC block to the
original design didn’t increase the power consumption
or the hardware requirements significantly. Total
overhead of on-chip power is 1.4% and the only
hardware components changes on the FPGA firmware
are DSP48 and Memory LUT.

MULTI-

The new SDR functionality flowgraph to handle
multiple signals is shown in Figure 8.
Step 1: Scan the Spectrum
Currently, the FFT (8192) in software is used to scan
the spectrum and detect the bin value with maximum
magnitude. This can be implemented on FPGA
firmware.

This adds confidence to implement the architecture
with multiple DDC/DUCs. Multiple DDC/DUCs
provide a parallel system to receive multiple signals at
the same time. Implementation of FPGA fabric shows
that nearly half of the hardware is still available.
Therefore, along with DDC/DUCs, the next highly
computationally intensive block which is Fast Fourier
Transform (FFT) can also be implemented in hardware
which is now in software. In this way the software can
accommodate more decoding threads and aid
parallelization.
Maheshwarappa

Overhead
Power:




Step 2: Detect the Valid Signal
A Lookup Table (LUT) in software will include the
centre frequency, Doppler, modulation, data rate and
packet size. A signal that matches the combination in
the LUT and if the power received in above the
required Eb/No, it signal will be down converted and
decoded.
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Power Received ∝

𝐸𝑏
𝑁𝑜

𝑚 𝐶𝑅𝑣 𝐶𝑅𝑟𝑠
𝑇 = 𝑇𝑅 + (
) + 𝑇𝑤
𝐷𝑎𝑡𝑎 𝑅𝑎𝑡𝑒
m = Modulation Scheme
𝐶𝑅𝑣 𝐶𝑅𝑟𝑠 = Forward Error Correction Codes
𝑇𝑅 , 𝑇𝑤 = Read & Write Time

Figure 8: SDR Functionality Flowgraph

This step also includes the changes in the front end
configurations such as gain to enhance the signal
power.

𝑇 = 𝑇𝑅 + 𝑇𝑇 + 𝑇𝑤

Step 3: Time and Memory Calculation

Where TR, TW = read and write timewhich is given by:

Once the valid signal is detected, time/memory
requirements are checked. Time and memory
calculations were carried out for the FUNcube-1 signal
as an example.

= 𝑐𝑙𝑜𝑐𝑘 𝑓𝑟𝑒𝑞 ×

𝐷𝑎𝑡𝑎
× 𝑁𝑜. 𝑜𝑓 𝐼/𝑂
𝐶𝑙𝑜𝑐𝑘 𝑅𝑎𝑡𝑒

𝑇𝑅 , 𝑇𝑤 = 533 𝑀𝐻𝑧 × 8 ∗ 32 = 7.3 𝑝𝑠

And

Time Calculations
The active data is 256 bytes, modulation technique is
BPSK with (160, 128) RS Encoder and ½ Viterbi. The
total time is given by:
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𝐷𝑎𝑡𝑎 𝑅𝑎𝑡𝑒

𝑆𝑦𝑚𝑏𝑜𝑙 𝑅𝑎𝑡𝑒 =
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Where m = Modulation Scheme; CRvCRrs = Forward
Error Correction Codes
𝑆𝑦𝑚𝑏𝑜𝑙 𝑅𝑎𝑡𝑒 =

256
1×(

128
160

)
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= 2560 𝑏𝑖𝑡𝑠

Which gives 2560 bits and then they are convolutional
encoded and padded to get 5200 bits. The transmission
time is dependent on the data rate chosen. For a data
rate of 1200 bps, the time taken is 4.33 s.
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